

CAT28F102

1 Megabit CMOS Flash Memory

Licensed Intel second source

FEATURES

- Fast Read Access Time: 100/120 ns
- **■** Low Power CMOS Dissipation:
 - -Active: 30 mA max (CMOS/TTL levels)
 - -Standby: 1 mA max (TTL levels)
 - -Standby: 100 µA max (CMOS levels)
- **■** High Speed Programming:
 - −10 µs per byte
 - -1 Sec Typ Chip Program
- 0.5 Seconds Typical Chip-Erase
- \blacksquare 12.0V \pm 5% Programming and Erase Voltage
- Commercial,Industrial and Automotive Temperature Ranges

- 64K x 16 Word Organization
- Stop Timer for Program/Erase
- On-Chip Address and Data Latches
- **JEDEC Standard Pinouts:**
 - -40-pin DIP
 - -44-pin PLCC
 - -40-pin TSOP
- 100,000 Program/Erase Cycles
- 10 Year Data Retention
- **■** Electronic Signature


DESCRIPTION

The CAT28F102 is a high speed 64K x 16-bit electrically erasable and reprogrammable Flash memory ideally suited for applications requiring in-system or after-sale code updates. Electrical erasure of the full memory contents is achieved typically within 0.5 second.


It is pin and Read timing compatible with standard EPROM and E²PROM devices. Programming and Erase are performed through an operation and verify algorithm. The instructions are input via the I/O bus, using a two

write cycle scheme. Address and Data are latched to free the I/O bus and address bus during the write operation.

The CAT28F102 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 40-pin DIP, 44-pin PLCC, or 40-pin TSOP packages.



PIN CONFIGURATION



DIP Package (P) □ v<u>c</u>c V_{PP} □ CE □ 2 □ WE 39 □ NC I/O₁₅ 3 38 1/014 □ 37 □ A₁₅ I/O₁₃ □ 5 36 □ A₁₄ I/O₁₂ □ 6 35 □ A₁₃ 1/011 □ 7 34 □ A₁₂ □ A₁₁ 1/010 □ 8 33 I/O₉ □ □ A₁₀ 9 32 I/O₈ □ 10 31 □ A9 V_{SS} □ 11 30 \square \lor_{SS} 1/07 □ □ A₈ 12 29 I/O₆ □ 28 □ A₇ 13 I/O₅ 🖂 27 □ A₆ 14 □ A₅ 1/04 □ 15 I/O₃ □ 16 25 □ A₄ I/O₂ □ 24 □ A₃ 17 23 □ A₂ I/O₁ 18 22 □ A₁ 1/00 □ 19 ŌĒ 20 21 \square A₀


PIN FUNCTIONS

Pin Name	Туре	Function
A ₀ -A ₁₅	Input	Address Inputs for memory addressing
I/O ₀ –I/O ₁₅	I/O	Data Input/Output
CE	Input	Chip Enable
ŌĒ	Input	Output Enable
WE	Input	Write Enable
Vcc		Voltage Supply
V _{SS}		Ground
V _{PP}		Program/Erase Voltage Supply
NC		No Connect

TSOP Package (T14)

Ag □ 1 ○	40 VSS
A ₁₀ === 2	39 🞞 A ₈
A ₁₁ === 3	38 🞞 A ₇
A ₁₂ === 4	37 🞞 A ₆
A ₁₃ === 5	36 □ A ₅
A ₁₄ === 6	35 🞞 A ₄
A ₁₅ \Box 7	34 🞞 A3
NC ==== 8	33 🞞 A ₂
WE □ 9	32 🞞 A ₁
V _{CC} === 10	31 🞞 A ₀
Vpp □□□ 11	30 🞞 ŌĒ
CE □ 12	29 I/O ₀
I/O ₁₅ ==== 13	28
I/O ₁₄ ==== 14	27 🞞 I/O ₂
I/O ₁₃ 15	26 I/O ₃
I/O ₁₂ ==== 16	25 🞞 1/04
I/O ₁₁ === 17	24 🞞 I/O ₅
I/O ₁₀ === 18	23 🞞 1/06
I/O ₉ 🖂 19	22 1/07
I/O ₈ ====20	21 J V _{SS}

Reverse TSOP Package (T14R)



ABSOLUTE MAXIMUM RATINGS*

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	bol Parameter		Max.	Units	Test Method
N _{END} (3)	Endurance	100K		Cycles/Byte	MIL-STD-883, Test Method 1033
T _{DR} (3)	Data Retention	10		Years	MIL-STD-883, Test Method 1008
V _{ZAP} (3)	ESD Susceptibility	ceptibility 2000		Volts	MIL-STD-883, Test Method 3015
I _{LTH} (3)(4)	Latch-Up	100		mA	JEDEC Standard 17

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz

		Limits			
Symbol	Test	Min	Max.	Units	Conditions
C _{IN} (3)	Input Pin Capacitance		6	pF	$V_{IN} = 0V$
C _{OUT} (3)	Output Pin Capacitance		10	pF	V _{OUT} = 0V
C _{VPP} ⁽³⁾	V _{PP} Supply Capacitance		25	pF	V _{PP} = 0V

Note:

(1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} + 2.0V for periods of less than 20ns.

3

- (2) Output shorted for no more than one second. No more than one output shorted at a time.
- (3) This parameter is tested initially and after a design or process change that affects the parameter.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V_{CC} +1V.

D.C. OPERATING CHARACTERISTICS

 V_{CC} = +5V ±10%, unless otherwise specified

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
ILI	Input Leakage Current		±1	μА	$V_{IN} = V_{CC} \text{ or } V_{SS}$ $V_{CC} = 5.5V, \overline{OE} = V_{IH}$
I _{LO}	Output Leakage Current		±1	μА	$V_{OUT} = V_{CC} \text{ or } V_{SS},$ $V_{CC} = 5.5V, \overline{OE} = V_{IH}$
I _{SB1}	V _{CC} Standby Current CMOS		100	μΑ	$\overline{CE} = V_{CC} \pm 0.5V,$ $V_{CC} = 5.5V$
I _{SB2}	V _{CC} Standby Current TTL		1	mA	$\overline{\text{CE}} = \text{V}_{\text{IH}}, \text{V}_{\text{CC}} = 5.5 \text{V}$
I _{CC1}	V _{CC} Active Read Current		50	mA	$V_{CC} = 5.5V$, $\overline{CE} = V_{IL}$, $I_{OUT} = 0$ mA, $f = 6$ MHz
I _{CC2} ⁽¹⁾	V _{CC} Programming Current		30	mA	V _{CC} = 5.5V, Programming in Progres
I _{CC3} ⁽¹⁾	V _{CC} Erase Current		30	mA	V _{CC} = 5.5V, Erasure in Progress
I _{CC4} ⁽¹⁾	V _{CC} Prog./Erase Verify Current		30	mA	V _{CC} = 5.5V, Program or Erase Verify in Progress
I _{PPS}	V _{PP} Standby Current		±10	μΑ	V _{PP} = V _{PPL}
I _{PP1}	V _{PP} Read Current		100	μΑ	V _{PP} = V _{PPH}
I _{PP2} ⁽¹⁾	V _{PP} Programming Current		50	mA	V _{PP} = V _{PPH} , Programming in Progres
I _{PP3} ⁽¹⁾	V _{PP} Erase Current		30	mA	V _{PP} = V _{PPH} , Erasure in Progress
I _{PP4} ⁽¹⁾	V _{PP} Prog./Erase Verify Current		5	mA	V _{PP} = V _{PPH} , Program or Erase Verify in Progress
V _{IL}	Input Low Level TTL	-0.5	0.8	V	
V _{ILC}	Input Low Level CMOS	-0.5	0.8	V	
VoL	Output Low Level		0.45	V	$I_{OL} = 5.8 \text{mA}, V_{CC} = 4.5 \text{V}$
V _{IH}	Input High Level TTL	2	V _{CC} +0.5	V	
V _{IHC}	Input High Level CMOS	V _{CC} *0.7	V _{CC} +0.5	V	
V _{OH1}	Output High Level TTL	2.4		V	$I_{OH} = -2.5$ mA, $V_{CC} = 4.5$
V _{OH2}	Output High Level CMOS	V _{CC} -0.4		V	$I_{OH} = -400 \mu A, V_{CC} = 4.5$
V _{ID}	A ₉ Signature Voltage	11.4	13.0	V	$A_9 = V_{ID}$
I _{ID} ⁽¹⁾	A ₉ Signature Current		200	μΑ	$A_9 = V_{ID}$
V_{LO}	V _{CC} Erase/Prog. Lockout Voltage	2.5		V	
Supply	Characteristics		1		1
V _{CC}	V _{CC} Supply Voltage	4.5	5.5	V	
V _{PPL}	V _{PP} During Read Operations	0	6.5	V	
V_{PPH}	V _{PP} During Read/Erase/Program	11.4	12.6	V	

A.C. CHARACTERISTICS, Read Operation

 V_{cc} = +5V ±10%, unless otherwise specified

JEDEC	Standard		28F10	2- 10 ⁽⁷⁾	28F10	2- 12	
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	t _{RC}	Read Cycle Time	100		120		ns
tELQV	tCE	CE Access Time		100		120	ns
t _{AVQV}	tACC	Address Access Time		100		120	ns
tGLQV	tOE	OE Access Time		45		50	ns
t _{AXQX}	tон	Output Hold from Address OE/CE Chan	0		0		ns
tGLQX	t _{OLZ} (1)(6)	OE to Output in Low-Z	0		0		ns
tELQX	t _{LZ} (1)(6)	CE to Output in Low-Z	0		0		ns
tGHQZ	t _{DF} (1)(2)	OE High to Output High-Z		25		30	ns
t _{EHQZ} (1)(2)	-	CE High to Output High-Z		35		40	ns
twhgL		Write Recovery Time Before Read	6				μѕ

Figure 1. A.C. Testing Input/Output Waveform(3)(4)(5)





Figure 2. A.C. Testing Load Circuit (example)



- This parameter is tested initially and after a design or process change that affects the parameter.

 Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer. Input Rise and Fall Times (10% to 90%) < 10 ns.

 Input Pulse Levels = 0.45V and 2.4V. For high speed input pulse levels 0.0V and 3.0V. Input and Output Timing Reference = 0.8V and 2.0V. For high speed input and output timing reference=1.5V. Low-Z is defined as the state where the external data may be driven by the output buffer but may not be valid.

- For Load and Reference Points see Figures 1 and 2

A.C. CHARACTERISTICS, Program/Erase Operation

 V_{CC} = +5V ±10%, unless otherwise specified.

JEDEC	Standard		28F1	02-10	28F10)2-12	
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tavav	twc	Write Cycle Time	100		120		ns
tavwl	tas	Address Setup Time	0		0		ns
twlax	t _{AH}	Address Hold Time	40		40		ns
t _{DVWH}	t _{DS}	Data Setup Time	40		40		ns
t _{WHDX}	t _{DH}	Data Hold Time	10		10		ns
t _{ELWL}	tcs	CE Setup Time	0		0		ns
twheh	tсн	CE Hold Time	0		0		ns
twlwh	twp	WE Pulse Width	40		40		ns
twhwL	twph	WE High Pulse Width	20		20		ns
twHwH1 ⁽²⁾	-	Program Pulse Width	10		10		μs
t _{WHWH2} (2)	-	Erase Pulse Width	9.5		9.5		ms
t _{WHGL}	-	Write Recovery Time Before Read	6		6		μs
t _{GHWL}	-	Read Recovery Time Before Write	0		0		μs
tvpel	-	V _{PP} Setup Time to CE	100		100		ns

Erase and Programming Performance (1)

	28	28F102-10 28F102-10					
Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Chip Erase Time (3)(5)		0.5	10		0.5	10	sec
Chip Program Time ⁽³⁾⁽⁴⁾		1	6.5		1	6.5	sec

Note:

- (1) Please refer to Supply characteristics for the value of V_{PPH} and V_{PPL} . The V_{PP} supply can be either hardwired or switched. If V_{PP} is switched, V_{PPL} can be ground, less than V_{CC} + 2.0V or a no connect with a resistor tied to ground.
- (2) Program and Erase operations are controlled by internal stop timers.
- (3) 'Typicals' are not guaranteed, but based on characterization data. Data taken at 25°C, 12.0V V_{PP}.
- (4) Minimum byte programming time (excluding system overhead) is 16 µs (10 µs program + 6 µs write recovery), while maximum is 400 µs/byte (16 µs x 25 loops). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.
- (5) Excludes 00H Programming prior to Erasure.

FUNCTION TABLE(1)

			Pins			
Mode	CE	ŌĒ	WE	V _{PP}	I/O	Notes
Read	V _{IL}	VIL	V _{IH}	V _{PPL}	D _{OUT}	
Output Disable	V _{IL}	V _{IH}	V _{IH}	Х	High-Z	
Standby	V _{IH}	Х	Х	V _{PPL}	High-Z	
Signature (MFG)	VIL	VIL	V _{IH}	V _{PPL}	0031H	$A_0 = V_{IL}, A_9 = 12V$
Signature (Device)	V _{IL}	VIL	V _{IH}	Х	0051H	$A_0 = V_{IH}, A_9 = 12V$
Program/Erase	V _{IL}	V _{IH}	V _{IL}	V _{PPH}	D _{IN}	See Command Table
Write Cycle	VIL	V _{IH}	VIL	V _{PPH}	D _{IN}	During Write Cycle
Read Cycle	VIL	VIL	V _{IH}	V _{PPH}	D _{OUT}	During Write Cycle
Output Disable	VIL	V _{IH}	V _{IH}	V _{PPH}	High-Z	During Write Cycle
Standby	V _{IH}	Х	Х	V _{PPH}	High-Z	During Write Cycle

WRITE COMMAND TABLE

Commands are written into the command register in one or two write cycles. The command register can be altered only when V_{PP} is high and the instruction byte is latched on the rising edge of \overline{WE} . Write cycles also internally latch addresses and data required for programming and erase operations.

	Pins							
	Firs	t Bus Cycle		Second Bus Cycle				
Mode	Operation	Address	D _{IN}	Operation	Address	D _{IN}	D _{OUT}	
Set Read	Write	Х	XX00H	Read	A _{IN}		D _{OUT}	
Read Sig. (MFG)	Write	Х	XX90H	Read	0000		0031H	
Read Sig. (Device)	Write	Х	XX90H	Read	0001		0051H	
Erase	Write	Х	XX20H	Write	Х	XX20H		
Erase Verify	Write	A _{IN}	XXA0H	Read	Х		D _{OUT}	
Program	Write	Х	XX40H	Write	A _{IN}	D _{IN}		
Program Verify	Write	Х	XXC0H	Read	Х		D _{OUT}	
Reset	Write	Х	XXFFH	Write	Х	XXFFH		

Note:

(1) Logic Levels: X = Logic 'Do not care' $(V_{IH}, V_{IL}, V_{PPL}, V_{PPH})$

READ OPERATIONS

Read Mode

A Read operation is performed with both CE and \overline{OE} low and with \overline{WE} high. V_{PP} can be either high or low, however, if V_{PP} is high, the Set READ command has to be sent before reading data (see Write Operations). The data retrieved from the I/O pins reflects the contents of the memory location corresponding to the state of the 16 address pins. The respective timing waveforms for the read operation are shown in Figure 5. Refer to the AC Read characteristics for specific timing parameters.

Signature Mode

The signature mode allows the user to identify the IC manufacturer and the type of device while the device resides in the target system. This mode can be activated in either of two ways; through the conventional method of applying a high voltage (12V) to address pin A_9 or by sending an instruction to the command register (see Write Operations).

The conventional $\underline{\text{mode}}$ is $\underline{\text{entered}}$ as a $\underline{\text{regular}}$ READ mode by driving the $\underline{\text{CE}}$ and $\underline{\text{OE}}$ pins low (with WE high), and applying the required high voltage on address pin A₉ while all other address lines are held at V_{IL} .

A Read cycle from address 0000H retrieves the binary code for the IC manufacturer on outputs I/O_0 to I/O_{15} :

CATALYST Code = 0000 0000 0011 0001 (0031H)


A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O_0 to I/O_{15} .

28F102 Code = 0000 0000 0101 0001 (0051H)

Standby Mode

With $\overline{\text{CE}}$ at a logic-high level, the CAT28F102 is placed in a standby mode where most of the device circuitry is disabled, thereby substantially reducing power consumption. The outputs are placed in a high-impedance state.

Figure 5. A.C. Timing for Read Operation



WRITE OPERATIONS

The following operations are initiated by observing the sequence specified in the Write Command Table.

Read Mode

The device can be put into a standard READ mode by initiating a write cycle with XX00H on the data bus. The subsequent read cycles will be performed similar to a standard EPROM or E²PROM Read.

Signature Mode

An alternative method for reading device signature (see Read Operations Signature Mode), is initiated by writing the code XX90H into the command register while keeping V_{PP} high. A read cycle from address 0000H with \overline{CE} and \overline{OE} low (and \overline{WE} high) will output the device signature.

CATALYST Code = 0000 0000 0011 0001 (0031H)

A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O₀ to I/O₇.

28F102 Code = 0000 0000 0101 0001 (0051H)


Erase-Verify Mode

The Erase-verify operation is performed on every byte after each erase pulse to verify that the bits have been erased.

Erase Mode


During the first Write cycle, the command XX20H is written into the command register. In order to commence the erase operation, the identical command of XX20H has to be written again into the register. This two-step process ensures against accidental erasure of the memory contents. The final erase cycle will be stopped at the rising edge of \overline{WE} , at which time the Erase Verify command (XXA0H) is sent to the command register. During this cycle, the address to be verified is sent to the address bus and latched when \overline{WE} goes low. An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum erase timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.

Figure 6. A.C. Timing for Erase Operation



9

Figure 7. Chip Erase Algorithm⁽¹⁾



Note:

(1) The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

Programming Mode

The programming operation is initiated using the programming algorithm of Figure 9. During the first write cycle, the command XX40H is written into the command register. During the second write cycle, the address of the memory location to be programmed is latched on the falling edge of WE, while the data is latched on the rising edge of WE. The program operation terminates with the next rising edge of WE. An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum program timing specification. Refer to AC Characteristics (Program/ Erase) for specific timing parameters.

Program-Verify Mode

A Program-verify cycle is performed to ensure that all bits have been correctly programmed following each byte programming operation. The specific address is already latched from the write cycle just completed, and stays latched until the verify is completed. The Programverify operation is initiated by writing XXC0H into the command register. An internal reference generates the necessary high voltages so that the user does not need to modify V_{CC}. Refer to AC Characteristics (Program/ Erase) for specific timing parameters.

Figure 8. A.C. Timing for Programming Operation





Figure 9. Programming Algorithm⁽¹⁾



Note:

(1) The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

Abort/Reset

An Abort/Reset command is available to allow the user to safely abort an erase or program sequence. Two consecutive program cycles with XXFFH on the data bus will abort an erase or a program operation. The abort/reset operation can interrupt at any time in a program or erase operation and the device is reset to the Read Mode.

DATA PROTECTION

1. Power Supply Voltage

When the power supply voltage (V_{CC}) is less than 2.5V, the device ignores \overline{WE} signal.

2. Write Inhibit

When $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are terminated to the low level, write mode is not set.


POWER UP/DOWN PROTECTION

The CAT28F102 offers protection against inadvertent programming during V_{PP} and V_{CC} power transitions. When powering up the device there is no power-on sequencing necessary. In other words, V_{PP} and V_{CC} may power up in any order. Additionally V_{PP} may be hardwired to V_{PPH} independent of the state of V_{CC} and any power up/down cycling. The internal command register of the CAT28F102 is reset to the Read Mode on power up.

POWER SUPPLY DECOUPLING

To reduce the effect of transient power supply voltage spikes, it is good practice to use a $0.1\mu F$ ceramic capacitor between V_{CC} and V_{SS} and V_{PP} and V_{SS} . These high-frequency capacitors should be placed as close as possible to the device for optimum decoupling.

Figure 10. Alternate A.C. Timing for Program Operation




ALTERNATE CE-CONTROLLED WRITES

 V_{CC} = +5V ±10%, unless otherwise specified.

JEDEC	Standard		28F	102-10	28F1	28F102-12	
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	WC	Write Cycle Time	100		120		ns
tavel	tas	Address Setup Time	0		0		ns
t _{ELAX}	t _{AH}	Address Hold Time	40		40		ns
t _{DVEH}	t _{DS}	Data Setup Time	40		40		ns
t _{EHDX}	tDH	Data Hold Time	10		10		ns
t _{EHGL}	-	Write Recovery Time Before Read	6		6		μs
tGHEL	-	Read Recovery Time Before Write	0		0		μs
twlel	tws	WE Setup Time Before CE	0		0		ns
tehwh	twH	WE Hold Time After CE	0		0		ns
teleh	tcp	Write Pulse Width	40		40		ns
t _{EHEL}	t _{CPH}	Write Pulse Width High	20		20		ns
t _{VPEL}	-	V _{PP} Setup Time to CE Low	100		100		ns

ORDERING INFORMATION



^{*-40°} to + 125°C is available upon request

Note:

(1) The device used in the above example is a CAT28F102NI-10T (PLCC, Industrial Temperature, 100 ns access time, Tape & Reel).

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP TM AE2 TM

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000

Fax: 408.542.1200

www.catalyst-semiconductor.com

Publication #: 1014 Revison: A

Issue date: 08/01/01 Type: Final